Abstract-This paper presents a detail on various techniques to realize low voltage low power circuit. The techniques discussed are conventional gate-driven (GD), floating gate (FG), quasi-floating gate (QFG), bulk-driven (BD), and BD-QFG. The comparative analysis results in best performance achieved by BD-QFG approach. As BD circuits are well known approach for low power design, the combined effect QFG in bulk driven circuit results in enhanced performance. The complete analysis has been carried out in industry specific node UMC 0.18 micron technology with the help of HSpice simulator.
I. INTRODUCTION
Low power and efficient portable equipments demands are rising in day-to-day life. Moreover, a large number of research articles can be found to meet these goals specially when talking about medical equipments. The common trend for analyzing low power circuits is the lowering of supply voltage [1] . But the threshold voltage of metal-oxide-semiconductor (MOS) transistor acts as a main obstacle in lowering of voltage supply after certain limit. The supply must be at least equal to or greater than the threshold of MOS transistors used in circuit realization. The rapid scaling of CMOS processes in nanometer demand low supply which helped digital circuit realization at very low power consumption but it is not true for analog circuit realization. The associated drawback is short channel effect which results in offset, low gain stages, decreased impedance etc. Configuring, the whole system both digital and analog on single chip requires different levels of biasing currents which is fulfilled via current mirrors. To design efficient current mirror with standard gate driven MOSFET that to at low power supply is not possible. To overcome several non-conventional methods like level shifter, sub-threshold, FG, QFG, bulk has been proposed [2] .
Every technique has its advantage and disadvantages. Among all, the bulk driven MOS transistors are encouraged for realizing the low power circuits. In bulk-driven MOS transistors, the gate terminal is biased by dc potential to turn on the MOSFET whereas the signal is applied between the bulk and the source of the MOS transistor and causes the drain-to-source current flow. The problems associated with bulk as processing input is its lower transconductance and moreover, requires a twin-well process for fabrication. respect, the most find suitable approach which is gaining interest nowadays is the combined effect of bulk with QFG MOS transistors. The approach is named as BD-QFG technique [3] . This approach not only work well at low supply but do not require increased the chip area as like FGMOS and QFGMOS.
The objective of this paper is on emphasizing the interest to use BD-QFG transistors which results in enhanced small signal parameter for analog circuit realization. The advantage of the technique is exploited by comparing it with different low power techniques through an example of common source amplifier. Further, a current mirror is also proposed. The HSpice results confirm the BD-QFG to be a better option for low power application. The paper is organized as follows: Section II of the paper covers the summary of low power techniques. Section III comprises the current mirror realization using techniques detailed in Section II. The simulation results in HSpice on 0.18 m  technology are detailed in Section IV. Section V concludes the conclusion of paper.
II. LOW POWER TECHNIQUES
A. Floating Gate (FG) and Quasi-Floating Gate (QFG) FGMOS and QFGMOS [4] based circuits can operate at much lower supply. The advantage of these approaches lies in terms of linearity as the input coupling capacitor divider makes input signal to attenuate and increases the linearity. The architecture of N-channel FGMOS (M1) is shown in fig.  1 (a) . Under DC analysis, the gate of M1 is at floating potential. The input capacitance is formed by second layer of ploy silicon over the poly layer of gate. The input capacitor   C formed is named as poly-poly layer (PIP) capacitor.
Using the law of charge conservation at floating gate   FG V , the floating gate voltage is given as
where 
where R , the cut-off frequency can be made very low (even less than 1 Hz) mostly required by bio-amplifiers [6] . So, it can perform as weighted average of ac input voltages from very low frequency to high frequency without affecting the required results till it remains large enough. The only related issue left with these FG and QFG approach was lower transconductance and transient frequency compared to conventional GD approach. Moreover, with these architectures the DC convergence has been a continuously encountered problem by currently available spice simulators. Several FG based applications can be found out of which few are related to design of multiplier, transconductor, filter, I-V converter, CM with wide dynamic range and enhanced bandwidth and many other concerned to low voltage applications such as CM with enhanced bandwidth [7] , CM with enhanced characteristics [8] . Taking advantage of capacitor divider property, some QFG based transistors were used for design of very linear programmable CMOS OTA [9] which further used to implement tunable MOS resistors [10] and also GM-C filter [11] . Other recent published articles are based on current conveyor [12] , CM having low input compliance voltage [13] . The experimental verification of QFG based circuits in literature proved to be a better technique for realizing low voltage power circuits.
B. Bulk-Driven (BD)
The conventional MOS transistor is a four terminal device whose fourth terminal, the bulk is usually connected either negative/positive supply for N-channel/P-channel transistor, respectively, or to their source terminal. But by using the bulk-terminal as a signal input instead of connecting it to any of the supply voltages or source terminal, the threshold voltage limitation can be removed. Based on this, BD technique was first reported in [14] . The operation is similar to operation of a junction field effect transistor (JFET). The most significant issue related to the bulk-driven is its small body transconductance   Since, the BD is much sensitive to device mismatch and process variation, positive feedback increases the chances of stability issues at input. Moreover, increased impedance by loop gain affects the non-dominant pole thereby degrading the frequency response of amplifier. A numerous circuits based on this technique targeted to achieve low power can be found. Few are based on op-amp design [15] , high gain op-amp [16] , highly linear OTA [17] etc.
C. Bulk-Driven Quasi-Floating Gate (BD-QFG)
Using the BD together with QFG MOS transistor, enhanced small-signal characteristics like transconductance and bandwidth over separate BD and QFG-based circuits can be achieved. The approach is introduced with the name BD-QFG technique. The latest related research article using this technique can be seen in design of differential difference current conveyor [18] . This technique is helpful for battery-operated portable devices since its bulk-input processing demand maximum supply not more than a BJT junction turn-on potential to prevent latch-up. Under DC analysis it works as simple BD technique whereas for ac analysis it combines the effect of BD and QFG. The resultant is an improved frequency response over GD. 
III. CURRENT MIRROR
Current mirror (CM) is a circuit whose function is to copy currents to various blocks in the circuit. A most common example can be found in biasing blocks for operational transconductance amplifier, op-amps, stabilization, current amplification, active loading and level shifting [19] . The design parameters affecting functionality of current mirror are input/output compliances voltage limits, small signal input/output impedances and bandwidth [20] . For supply below threshold voltage of standard MOS transistors, the conventional current mirror unfit due to its degraded parameters like high input resistance, low output resistance, bandwidth. The analysis of small-signal parameters of current mirror using the discussed low power techniques is shown below (Table I):   TABLE I: COMPARISON OF AFFECT ON PARAMETERS WITH LOW POWER  TECHNIQUES  Threshold Transconductance Input Resistance, ,
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where 1 k is the effective capacitance ratio of input to Input Resistance, , 
D. Bulk Driven (BD) CM
For bandwidth,
From (4), (5) and (6) it can be easily noted that the best condition which is required by ideal current mirror is fulfilled via BD-QFG technique.
IV. SIMULATION RESULTS
The current mirror is simulated on 0.18 m  mixed-mode twin-well technology provided by UMC with the help of HSPICE simulator. The circuit has been designed with four different LP techniques and compared with the conventional GD current mirror. The W/L ratio of MOS transistors used for design of current mirror is shown in Table II . The values of other parameters assumed for analysis is also listed in Table II. The DC transfer characteristics are shown in Fig. 8 . The input current is swept for 150uA. It can be observed that techniques other than bulk-driven perform better in current copying. This is due to non-linear behavior of MOS under bulk as processing input in sub-micron channel length. To suppress the offset current and minimize the non-linear characteristics can be achieved by using an offset current at the output node and use of high dimension MOS device. The input resistance and output resistance plot for current mirror realized under different low power techniques is shown in Fig. 9 and Fig. 10 respectively. Form the response, the BD-QFG approach proves to be a better option for realizing current mirror. The frequency response shown in Fig. 11 reveals the highest bandwidth achieved by BD-QFG technique. The comparative analysis effect of all techniques on current mirror is summarized in Table III . It results easily reveals the advantage of BD-QFG not only in terms of parameter enhancement but consumes the low power. In this paper, different low power techniques have been discussed. To verify the advantage and disadvantages of such techniques is done with the help of current mirror. Among the discussed approaches, the bulk-mode being a low power option encourages the BD-QFG approach. The enhanced small-signal parameter of current mirror like input/output resistance and bandwidth can be useful for high frequency application. The designs have been implemented using 0.18 m  twin-well process through HSpice simulator. 
